Abstract-This paper presents a generalized analysis of the Class-E power amplifier (PA) with a shunt capacitance and a shunt filter, leading to a revelation of a unique design flexibility that can be exploited either to extend the maximum operating frequency of the PA or to allow the use of larger active devices with higher power handling capability. The proposed PA fulfills zero voltage switching (ZVS) and zero voltage derivative switching (ZVDS) conditions, resulting in a theoretical dc-to-RF efficiency of 100%. Explicit design equations for the load-network parameters are derived, and the analytical results are confirmed by harmonic-balance simulations. Two PA prototypes were constructed with one designed at low frequency and the other at high frequency. The first PA, which employs a MOSFET and a lumped-element load-network, delivered a peak drain efficiency (DE) of 93.3% and a peak output power of 37 dBm at 1 MHz. The second PA, which employs a GaN HEMT and a transmissionline (TL) load-network to provide the drain of the transistor with the required load impedances at the fundamental frequency as well as even and odd harmonic frequencies, delivered a peak DE of 90.2% and a peak output power of 39.8 dBm at 1.37 GHz.
inductor. An improved variant of this PA topology with a finite dc-feed inductance instead of an RFC is reported in [4] [5] [6] [7] [8] , also known as "Class E with parallel circuit." Subsequently, the Class-E PA with series inductance and shunt filter, with switch voltage and current waveforms being the duals to those in the Class-E PA with shunt capacitance and series filter, hence termed as "inverse Class E," is introduced in [9] and [10] . In contrast to its predecessor, it adopts zero current switching (ZCS) and zero current derivative switching (ZCDS) conditions, producing a soft switching at the ON-to-OFF transition. Although it offers 20% lower peak switch voltage than that in [1] [2] [3] as well as has the ability to absorb device output inductance (L out ), its implementation is limited to small-to-medium power levels as it does not inherently incorporate a shunt capacitance to absorb device output capacitance (C out ). For simplicity, the "Class-E PA with shunt capacitance and series filter" and the "Class-E PA with series inductance and shunt filter" will be referred to as "Class E" and "inverse Class E," respectively, hereinafter.
Another high-efficiency PA topology, i.e., the Class-E PA with shunt capacitance and shunt filter depicted in Fig. 1 (a) is introduced in [11] . A similar variant shown in Fig. 1(b) disposing the need for the capacitance C X placed in parallel with the shunt filter and load resistance is described in [12] . These two topologies adopt ZVS and ZVDS conditions, and importantly, incorporate both shunt capacitance C to absorb C out as in the Class E and series inductance L to absorb L out as in the inverse Class E, rendering it attractive for high-frequency implementations where device parasitics play a dominant role in deleteriously affecting the PA performance. Furthermore, in series-filter-based Class-E topologies such as [1] [2] [3] [4] [5] [6] [7] [8] , a large inductance value is required to implement the series filter, whereas in shunt-filter-based Class-E topologies such as [9] [10] [11] [12] [13] , the value of the inductor that forms the shunt filter is considerably lower for the same loaded quality factor value. A large inductance is typically accompanied with a large parasitic equivalent series resistance (ESR) and a low self-resonant frequency (SRF), hence rendering the seriesfilter-based Class-E topologies unattractive.
In this paper, we present a generalized Class-E PA with shunt capacitance and shunt filter, which incorporates a series reactance X as illustrated in Fig. 1(c) . The system of equations describing the behavior of this PA is derived and expressed in terms of parameter q, whose value can be chosen arbitrarily, leading to an infinite number of solutions for the load-network Class-E PA with shunt capacitance and shunt filter. (a) Circuit topology in [11] . (b) Circuit topology in [12] . (c) Generalized circuit topology proposed in this paper. parameters. For example, q = 1.6 results in X = 0 reducing the circuit in Fig. 1(c) to that in Fig. 1(b) [12] , whereas q = 1.3 results in X = −32.67 reducing the circuit in Fig. 1(c) to that in Fig. 1(a) [11] with the series connected jX and R transformed into the parallel connected C X and R. Therefore, the solutions given in [11] and [12] are in fact subsets of the solutions presented in this paper, hence termed as "generalized Class-E PA with shunt capacitance and shunt filter." Furthermore, the maximum operating frequencies ( f max ) of the foregoing PAs are strictly constrained by C out . The f max of the PAs in [6] , [7] , [11] , and [12] are, respectively, 1.57, 1.65, 1.44, and 1.91 times higher than that of the classical Class-E PA in [1] [2] [3] . It will be shown through theoretical analysis and practical design examples that the generalized Class-E PA with shunt capacitance and shunt filter proposed in this paper can be operated to provide even higher f max than that of [12] that is already higher than that of [6] , [7] , and [11] .
In summary, the advantages of the proposed PA over those in [1] [2] [3] [4] [5] [6] [7] [8] are as follows.
1) It has the ability to absorb the transistor output inductance, which, if not taken into account in the analysis, will have a detrimental impact on the PA performance at high frequencies.
2) The inductance value of the shunt filter L 0 is much lower than that of the series filter for the same loaded quality factor, leading to a reduced loss due to a smaller ESR.
3) The inductor L 0 of the shunt filter can double as a dcfeed inductance, meaning that the circuit in Fig. 1(c) can be simplified to that in Fig. 1(d) by removing the RFC, resulting in a more compact circuit. 4) It can be operated at higher frequencies (for a given transistor), or alternatively, at higher output power levels (for a specified operating frequency). 5) As will be shown later in this paper, its peak switch voltage does not vary as much as that in [7] as q increases (to permit higher frequency or higher power operations). Furthermore, the chief contributions of this paper are as follows:
1) expanding the design space of the Class-E PA with shunt capacitance and shunt filter introduced in [11] , [12] by providing a continuum of operating modes through parameter q, hence offering more degrees of freedom in the design; 2) providing insights into design tradeoffs between different circuit parameters; 3) presenting a transmission-line (TL) load-network that not only fulfills the operational conditions of the proposed PA but also facilitates excellent harmonic suppression, thereby reducing the total harmonic distortion of the PA. The remainder of this paper is organized as follows. Section II describes the circuit analysis in details including the derivation of the system of equations whose solutions provide a comprehensive understanding of how circuit parameters relate to each other. Section III highlights the technical merits of the proposed PA through comparison with the classical Class-E PA. Section IV covers the implementation of two circuit prototypes: the first circuit employs a MOSFET with a lumped-element load network operating in the MF-band, whereas the second circuit employs a GaN HEMT with a TL load network operating in the L-band. Section V lists all research findings derived from this paper.
II. CIRCUIT ANALYSIS
The load-network of the generalized Class-E PA with shunt capacitance and shunt filter, depicted in Fig. 1(c) , consists of a shunt capacitance (C), a series inductor (L), a shunt parallel resonator (L 0 C 0 ), a series reactance (X), an RFC, a dc blocking capacitor (C c ), and a load resistance (R). In practice, C can represent the transistor output capacitance and external circuit capacitance added by the load network, L can be used to absorb the transistor output inductance and parasitic lead inductance, and X can be inductive, capacitive as in [11] , or zero as in [12] . The drain of the transistor is biased through the RFC, which has infinite reactance at the fundamental frequency ( f 0 ) as well as harmonic frequencies. However, the inductor L 0 of the shunt filter can also be used as a finite dc-feed inductance as shown in Fig. 1(d) , thus eliminating the need for a bulky and lossy RFC which poses a major problem in implementations at high frequencies. In the case where X is capacitive, the dc-blocking capacitor C c in Fig. 1(d) is no longer required and can be removed, further simplifying the circuit topology. Tuned at f 0 , the L 0 C 0 circuit provides an open circuit at f 0 and short-circuit terminations at n × f 0 . As a result, the PA load-network at f 0 and n × f 0 reduces to that shown in Fig. 1 (e) and (f), respectively.
To simplify the analysis of the generalized Class-E PA with shunt capacitance and shunt filter, we adopt the same assumptions used in [12] .
The idealized optimum (nominal) Class-E switching conditions are given as follows:
where v sw (ωt) is the voltage across the switch. Let the sinusoidal fundamental-frequency voltage v 1 (ωt) across the shunt L 0 C 0 filter be expressed as follows:
where V 1 is the fundamental-frequency voltage amplitude and ϕ 1 is the phase shift due to a complex load. When the switch is turned ON for 0 ≤ ωt ≤ π, the voltage across the switch is
where v L (ωt) is the voltage across the series inductor. Using (7)- (13) from [12] and substituting V 1 , i.e., the voltage across the series connection of the reactance X and load R (instead of the voltage V R across the load R as in [12] where X = 0 ), a general nonhomogeneous second-order differential equation for the switch voltage v sw (ωt) is obtained
The normalized general solution of (5) is given as v sw (ωt)
where q is defined as
and coefficients C 1 and C 2 are obtained by substituting V R in (17) and (18) of [12] with V 1 . It is worth noting here that parameter q in (6b) has different physical meaning from q in [7] , where L is connected in parallel with the transistor (instead of in series as in this paper). For a prescribed supply voltage V DD , (6a) contains three unknown parameters q, V 1 /V DD , and ϕ 1 . Parameter q is treated as a variable and the other two parameters V 1 /V DD and ϕ 1 are determined from a system of two equations resulting from applying the two optimum conditions, i.e., ZVS and ZVDS, given in (1) and (2) . Fig. 2 shows the dependency of parameters V 1 /V DD and ϕ 1 on q, from which it can be seen that for q = 1.607, ϕ 1 = −41.6 • and V 1 /V DD = 0.925, which agree with the results presented in (20)-(22) of [12] .
The normalized switch voltage and current waveforms calculated for q = 1.3 (as in [11] ), 1.6 (as in [12] ), 1.85 (as in the design example later treated in Section III), and 2.1 are shown in Fig. 3 , where the switch voltage waveforms satisfy the optimum Class-E conditions for all q values. As q increases, the peak switch voltage does not vary as much as that in [7] while the current waveform changes its shape dramatically, creating a spike at the end of the turn-ON interval as in [7] . In ideal amplifier design, no power is being dissipated within the switch as nonzero voltage and current do not occur simultaneously (Fig. 3) . However, in practice, this is something that design engineers must keep an eye on, especially when a slow switching device is used.
For an idealized amplifier, the dc power P 0 = I 0 V DD is equal to the fundamental-frequency output power delivered to the load P out = V 2 R /2R, resulting in unity drain efficiency (DE). Hence, the optimum load resistance R can be calculated as
The optimum load-network parameter ωL is derived using [12, eqs. (23) , (24)] with V R in (24) replaced by V 1 . Subsequently, ωC can be derived from (6b)
In the presence of a nonzero reactance X in series with load resistance R, as shown in Fig. 1(e) , the real and imaginary components of voltage amplitude V 1 need to be defined. In this case, the sinusoidal voltage v 1 (ωt) in (3) can be expressed as
where ϕ is the initial phase. The ratio of the imaginary and real components of V 1 , i.e., V X and V R , respectively, can be obtained as follows:
resulting in
where voltage amplitude V R is defined in [12, eq. (12)]. As a result, the remaining unknown parameters q 1 , V R /V DD , and ϕ can be determined as a function of parameter q from a system of three equations of [12, eqs. (2), (3), (19) ]. For a prescribed supply voltage V DD and output power P out , the load-network parameters ωL, X, R, and ωC, normalized to V DD and P out , can be expressed in terms of q.
The normalized optimum series inductance ωLP out /V 2 DD , series reactance XP out /V 2 DD , shunt capacitance ωCV 2 DD /P out , and load resistance RP out /V 2 DD are plotted versus parameter q in Fig. 4 . From Fig. 4(a) , it can be observed that a larger value of ωL corresponds to a lower q value. To compensate for such an increased inductive value, the reactance X must, therefore, be decreased. The series reactance X changes from negative to positive values (or from capacitive to inductive) as q increases. Fig. 4(b) shows that as q increases, the value of ωC increases, and consequently for a specific value of C representing the device output capacitance (C = C out ), f max increases with the increasing q. Thus, f max of the generalized Class-E PA with shunt capacitance and shunt filter can be expressed as in the following equation:
The parameter k is plotted versus q in Fig. 4(b) , from which it follows that q = 1.3 results in k = 0.0728 and q = 1.6 results in k = 0.097, that are in line with [11, Table 3 ] and [12, eq. (32)], respectively, and are 1.44 and 1.91 times higher than that in [3] , respectively. Furthermore, q = 2.1 results in k = 0.227 with the corresponding f max being 4.5 and 2.7 times higher than that in [3] and [7] , respectively. Equation (13a) can be rearranged to calculate the required shunt capacitance C in Fig. 1(d) for a prescribed supply voltage V DD , output power P out , and operating frequency f 0 . Thus, the increase in k as q increases can also mean that a larger transistor with higher output capacitance can be used to implement the PA, thus enabling higher output power
The maximum operating frequency of the PA can also be defined in terms of the transistor output inductance, (13c), using (6b) and (13a). Since k increases with increasing q, m will decrease with increasing q. As a result, for a given [12] COMPARED TO THIS PAPER V DD , P out , and L out , f max will also decrease with increasing q. Parameter m is plotted in Fig. 4 (b) Table I shows that for q = 1.3 and 1.6, the normalized loadnetwork parameters and switch voltage peak factor derived in this paper are in line with the results obtained in [11] for q = 1.3 and in [12] for q = 1.6; thus, [11] and [12] are subsets of the work presented in this paper.
III. EXPLORING THE NEW DESIGN SPACE
To accentuate the significance of the theoretical analysis and insights described in Section II, we designed and simulated three distinctive PAs: the Class E with series filter and ideal RFC [1] [2] [3] , the Class E with series filter and finite RFC [7] , and the proposed Class E with shunt filter and nonzero X in Fig. 1(c) . For fair comparison, the three PAs employ the same transistor, i.e., Cree CGH40010F GaN HEMT with an output capacitance C out of 1.3 pF and an output inductance L out of 0.653 nH, and are biased with the same voltages, i.e., V DD = 28 V and V GG = −2.7 V. The PAs were designed to deliver an output power of 10 W at a fixed operating frequency f 0 = 1.5 GHz.
A. Class-E PA With Series Filter and Ideal RFC [1]-[3]
The design equations in [3] are used to determine the loadnetwork parameters of the PA shown in Fig. 5(a) . It follows that R = 45.2 , L X = 5.53 nH, C = 0.43 pF, L 0 = 48 nH, and C 0 = 0.23 pF for a loaded quality factor Q L = 10. Notice that the required C is smaller than C out . The total series inductance used in the simulation is L X + L 0 − L out = 52.9 nH, i.e., to alleviate the detrimental effect of the parasitic inductance L out on the PA performance. Fig. 5(b) shows that the PA delivers a peak power added efficiency (PAE) of 60.9% and a peak P out of 38.4 dBm at 1.5 GHz. Substantially, higher peak PAE of 88.9% and peak P out of 39.4 dBm are obtained if the PA is designed at its maximum operating frequency f max = 497.4 MHz, calculated using (13a) with k = 0.0507 [3] should be operated at frequencies below or equal to f max where the relationship C out ≤ C holds. [7] .
B. Class-E PA With Series Filter and Finite RFC
The design set for maximum operating frequency (q = 1.468) in [7, Table VI ] is used to determine the load network parameters of the PA in Fig. 6(a) . It follows that R = 104.4 , L C = 7.3 nH, C = 0.71 pF, C X = 6.39 pF, L 0 = 110.8 nH, and C 0 = 0.1 pF for Q L = 10. Notice that the required C is greater than that of the design in Section III-A but smaller than C out . Fig. 6(b) shows that the PA achieves a peak PAE of 61.9% and a peak P out of 37.8 dBm at 1.5 GHz.
Substantially higher peak PAE of 89% and peak P out of 39.15 dBm are obtained if the PA is designed at f max of [1] [2] [3] , i.e., 497.4 MHz, given that the same q value (i.e., 1.468) results in C = 2.15 pF. Fig. 7(a) shows the simulated circuit schematic of the proposed topology in Fig. 1(c) . The value of q = 1.85 is selected to give C = 1.272 pF ≈ C out at f = 1.5 GHz, extracted from Fig. 4(b) , which results in k = 0.1496, extending the f max of the Class E with series filter [1] [2] [3] by a factor of 2.9. The value of L = 2.66 nH is obtained from Fig. 4(a) for q = 1.85 and f = 1.5 GHz, resulting in an excess inductor L e = L -L out ≈ 2 nH. For the given V DD and P out , X = 20. 4 and R = 25.1 are determined from Fig. 4(a) and (b) , respectively. Fig. 7(b) shows that the PA achieves a peak PAE of 84.3% and a peak P out of 39 dBm at 1.5 GHz. If designed at f max of [1] [2] [3] , i.e., 497.4 MHz, the same q value (i.e., 1.85) results in C = 3.84 pF. Fig. 7(b) shows that the PA achieves a peak PAE of 87.9% and a peak P out of 39.9 dBm. This result also shows that at a fixed frequency, f = 497.4 MHz, a larger (hence, higher power capability) transistor with a C out = 3.84 pF can be used for this PA design.
C. Proposed Class-E PA With Shunt Filter
The values of L 0 and C 0 in Fig. 7 (a) are determined using (14b) and (14c) with the series connected L X and R transformed to its equivalent parallel circuit L P and R P . For a given Q L , the total inductance L T that is formed by the parallel combination of L 0 and L P can be calculated using the following equation:
D. Discussion
The optimum circuit component values and performances of the PAs in Section III-A-III-C are summarized and compared in Table II . It has been shown that unlike the classical Class-E PAs in [1] [2] [3] , and [7] , the proposed PA can be operated at much higher frequencies while maintaining the high-efficiency characteristics. Critically, the classical PA requires much higher inductance value (L 0 ) for the same loaded quality factor, rendering its implementation challenging as high inductance implies high ESR and low SRF, meaning that substantial power will be dissipated within the series filter. The Class-E PA with series filter treated in Section III-A employs an ideal RFC that has infinite impedance at all frequencies, and consequently, the series inductors L 0 + L X can be used to absorb the transistor output inductance L out .
However, in practice, the RFC needs to be replaced with a finite dc-feed inductance, and consequently, L out can no longer be absorbed by L 0 + L X , as L out is no longer in series with L 0 + L X . Similarly, in the Class-E PA with series filter and finite RFC treated in Section III-B, L out cannot be absorbed by L 0 . On the contrary, the Class-E PA with shunt filter proposed in this paper has a mechanism in place to absorb L out , i.e., through the series inductor L [ Fig. 1(c) ].
IV. IMPLEMENTATION AND MEASUREMENT
To validate the theory and simulation results described in Sections II and III-C, we built two PA prototypes: one implemented with an IRF630 MOSFET and lumped elements at 1 MHz while the other implemented with a Cree CGH40010F GaN HEMT and TLs at 1.5 GHz.
A. Low-Frequency Implementation With Lumped Elements
A power MOSFET IRF630 with an intrinsic output capacitance of 200 pF is used in this design. The PA was designed at 1 MHz based on the topology in Fig. 1(c) . Table III presents the load-network parameters extracted from Fig. 4 for two arbitrary q values, i.e., 1.364 and 1.831 that results in a capacitive and inductive reactance X, respectively.
For a specified V DD = 24 V and P out = 5 W, the circuit component values were determined as: C x = 2.99 nF, L = 20.42 μH, C = 667.98 pF, and R = 55.99 for q = 1.364, and L x = 4.488 μH, L = 6.39 μH, C = 1.182 nF, and R = 39.168 for q = 1.831. The shunt filter was implemented for Q L = 5, resulting in L 0 = 1.57 μH and C 0 = 16.14 nF.
The component values were slightly tuned to take into account the nonlinearity effect of the transistor output capacitance and parasitic ESR of the reactive components while preserving the nominal Class-E conditions. Fig. 8 shows the photograph of the PA prototype 1, where the load is realized using four parallel connected 2-W resistors. Fig. 9 shows the measured drain and output voltage waveforms, with the former satisfying the ZVS and ZVDS conditions required for soft-switching and high-efficiency operation.
The measured PA performance in Fig. 10 shows that at 1 MHz, the PA delivered a DE of 93.3%, an output power (P out ) of 5 W for q = 1.364 and a DE of 88.6%, a P out of 4.3 W for q = 1.831. The lower than-specified output power for q = 1.831 is mainly due to the parasitic ESR of the shunt L 0 C 0 resonator [14] .
B. High-Frequency Implementation With Transmission Lines
The second PA prototype was designed at 1.5 GHz as in Section III-C. The basic circuit schematic of the PA prototype 2 with a TL load-network is shown in Fig. 11 , where C c is a dc blocking capacitor and C b is a bypass capacitor. The excess inductor L e is realized using a series TL 1 with a characteristic impedance of Z 1 and electrical length of θ 1 , whose value is determined using the following equation:
For θ 1 in (15) to be considered sufficiently short at f 0 , the value of Z 1 should be selected to satisfy the relationship in the following equation:
A shorted λ/8 stub (TL 2A ) together with an open-circuited λ/8 stub (TL 2B ) with Z 2 set to a high value enforce a short-circuit termination at even harmonic frequencies and an open-circuit termination at fundamental and odd harmonic frequencies [15] . A series λ/6 TL 3 in conjunction with two open-circuited λ/12 stubs (TL 4A and TL 4B ) enforce a shortcircuit termination at 3 f 0 . Hence, Z in = 0 at 2n f 0 and 3 f 0 , satisfying the load impedance requirement in Fig. 1(f) . The characteristic impedances of TL 3 and TL 4A /TL 4B , i.e., Z 3 and Z 4 , respectively, are calculated to match Z opt = (R+ jX) = (25.1 + j 20.4) to the standard 50 load resistance (R L ), thus satisfying the load impedance requirement in Fig. 1(e) . At f 0 , the input impedance Z in is given by the following equation:
For R L to be matched to Z opt at f 0 , Re{Z in } = R and Im{Z in } = X, resulting in a system of two equations with two unknowns parameters described in (18) and (19) , from which Z 3 and Z 4 are obtained as 50 and 63.5 , respectively
Harmonic-balance simulations were performed on the PA circuit depicted in Fig. 12 within the Keysight's Advanced Design System (ADS) environment. The simulation results in Fig. 13 show that the PA delivers a peak DE of 89.2%, a peak PAE of 83.7%, a peak P out of 38.6 dBm, and a smallsignal gain of 22.9 dB at 1.5 GHz.
The PA prototype 2 was constructed on a 0.51-mmthick Rogers RO4003C substrate with a dielectric constant of 3.55 and a loss tangent of 0.0027, as shown in Fig. 14. A continuous-wave signal was applied to the PA using a Rohde & Schwarz SMR20 signal generator while the output power was measured by a Keysight's N9320A spectrum analyzer. A 40-dB attenuator was connected between the PA and the spectrum analyzer. The gate and drain biasing voltages were provided by a Thurlby 32-V dc power supply.
The measured PA performance in Fig. 15 shows that when biased with V GG = −2.7 V and V DD = 28 V, the PA delivers a peak DE of 90.2%, a peak PAE of 82.6%, a peak P out of 39.8 dBm, and a linear gain of 14 dB at an operating frequency of 1.37 GHz. The values of P out and power gain at the peak PAE are 39.6 dBm and 11.5 dB, respectively. The deviation between results in Figs. 13 and 15 is likely due to the fabrication tolerance and the inaccuracy of the transistor's large-signal model, for instance, in capturing the effect of the package parasitics. Fig. 16 shows the measured output power, gain, DE, and PAE with the frequency swept from 1.32 to 1.5 GHz at an input power level of 28.3 dBm.
The PA delivers DE and PAE > 60%, P out = 38.6 ± 1 dBm, and power gain > 9.9 dB over the 180-MHz frequency range. Fig. 17 shows the measured output power, gain, DE, and PAE with the drain supply voltage swept from 14 to 32 V at an operating frequency of 1.37 GHz and an input power level of 28.3 dBm. The PA delivers a DE > 85% and a PAE > 60% over the specified range of V DD , showing the potential of operating the PA efficiently at lower drain supply voltages for deployment in polar transmitters or envelope elimination and restoration (EER) systems. Fig. 18 shows the plot of the instantaneous PAE of the PA against output power for a constant V DD = 28 V, from which it can be seen that the PAE degrades substantially as P out decreases. It can also be seen that by operating the PA with reduced V DD values at low P out , the PAE can be greatly improved. Each dashed line in Fig. 18 is obtained by biasing the PA with a particular V DD value while sweeping the input power.
The peaks of these lines are then joined and interpolated to establish a quasi-static envelope tracking (ET) curve. For example, the ET curve gives a PAE of 77.7% at P out of 36.3 dBm. This is achieved by setting the V DD and the input power to 20 V and 26.2 dBm. In contrast, to obtain the same level of output power, the constant "V DD = 28 V" curve gives a much lower PAE of 59.5% at an input power of 22.48 dBm. Fig. 19 shows the measured output power spectrum with the second and third harmonic suppression levels of 25 and 39.7 dBc, respectively, showing the effectiveness of the proposed TL load network. The PA performance is summarized in Table IV and compared with other pertinent work.
V. CONCLUSION
The theoretical analysis of a generalized Class-E PA with shunt capacitance and shunt filter with 50% duty ratio, including the explicit derivation of the idealized optimum voltage and current waveforms and load-network parameters has been presented and verified through frequency-domain simulations and experiments. The calculated and simulated switch voltage and current waveforms show good agreement between them while fulfilling the ZVS and ZVDS conditions of the Class-E operation. Two PA prototypes, i.e., one designed with lumped elements at low frequency and the other designed with TLs at high frequency, have been built and measured, with both PAs achieving a peak DE of around 90% and excellent second and third harmonic suppression levels.
